The On-Chip D-LMS Filter Design Method of Wireless Sensor Node Based on FPGA

Figure 16

Sensor layout.