The On-Chip D-LMS Filter Design Method of Wireless Sensor Node Based on FPGA

Figure 18

Diagram of different modes of signal processing. (a) Original input signal diagram. (b) Signals after on-chip preprocessing. (c) Signals after processing by the upper computer.

(a)

(b)

(c)