The On-Chip D-LMS Filter Design Method of Wireless Sensor Node Based on FPGA

Figure 8

Design block diagram of the multichannel synchronous data acquisition module.