The On-Chip D-LMS Filter Design Method of Wireless Sensor Node Based on FPGA

Table 2

Resource utilization rate of the filter module.

Resource	Utilization	Available	Utilization (%)
LUT	562	14579	3.85
FF	586	18224	3.22
DSP	24	32	75.00
IO	25	256	9.77