A Miniature and Low-Power-Consumption Stress Measurement System for Embedded Explosive in Multilayer Target Penetration

Figure 5

FPGA. (a) Block diagram of logic function. (b) State transition diagram.

(a)

(b)