Damage Boundary Study of Crystal Oscillators under Shock Environment

Figure 16

Electrical performance of the crystal oscillators on test board C1 under higher SRS. (a) Signals monitored during the loading process. (b) Signals monitored after the loading process.

(a)

(b)