Break-before-Make CMOS Inverter for Power-Efficient Delay Implementation

Figure 11

Third stage drain currents obtained with SPICE simulation for  ps (sizing: std. , , , , , , , ; PtNf , , , , , , , , , , , and ).