Break-before-Make CMOS Inverter for Power-Efficient Delay Implementation

Figure 15

Dynamically biased delay cell.