Break-before-Make CMOS Inverter for Power-Efficient Delay Implementation

Figure 9

Standard (a) and proposed (b) simple dual-ramp (i.e., BBM) delay cell.

(a)

(b)