A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

Figure 3

Conventional architecture with clocked inverters in the critical path.