A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product

Figure 9

Schematic diagram for Gated master slave latch (GMSL).