Effects of Gate Stack Structural and Process Defectivity on High- Dielectric Dependence of NBTI Reliability in 32 nm Technology Node PMOSFETs

Figure 1

Process flow for simulated test bed device using high- metal gate process of the 32 nm technology node.