Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture

Figure 3

Dynamic power consumption estimation per sample with 1.2 V design.