Research Article

Design and Implementation of Shared Memory for Turbo and LDPC Code Interleaver

Figure 1

Turbo code rate matching process.