Research Article

Design and Implementation of Shared Memory for Turbo and LDPC Code Interleaver

Figure 10

Functional simulation verification: (a) turbo code and (b) LDPC code.
(a)
(b)