Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP

Figure 16

The percentage of fitness (zero being full-fitness) achieved versus generation for the 20 independent CGP runs of Gaussian Config-4 circuits synthesized using standard cells and basic gates.