Design of Ultrasmall Plasmonic Logic Gates Based on Single Nanoring Dielectric-Metal-Dielectric Waveguide

Figure 12

(a) AND logic gate circuit symbol and (b) the truth table. The ports 1 and 2 are considered as input ports. The ports 3 and 4 are assumed to be control and output ports, respectively.

(a)

(b)