Design of Ultrasmall Plasmonic Logic Gates Based on Single Nanoring Dielectric-Metal-Dielectric Waveguide

Figure 14

The Hz field patterns of the AND gate for the input ports of (a) OFF and (b) ON.

(a)

(b)