Research Article
Design of Ultrasmall Plasmonic Logic Gates Based on Single Nanoring Dielectric-Metal-Dielectric Waveguide
Figure 6
(a) NOT logic gate’s conventional symbol and (b) the truth table. The ports 3 and 4 are considered as input and output ports, respectively.
(a) |
(b) |