FPGA Implementation of A<svg xmlns:xlink="http://www.w3.org/1999/xlink" xmlns="http://www.w3.org/2000/svg" style="vertical-align:-0.06570053pt" id="M1" height="13.4011pt" version="1.1" viewBox="-0.0657574 -13.3354 8.15587 13.4011" width="8.15587pt"><g transform="matrix(.012,0,0,-0.012,0,-7.578)"><path id="g50-43" d="M486 158C486 177 478 202 466 220C413 228 386 236 336 262C386 288 413 297 466 304C478 323 486 347 485 366C470 376 444 381 422 380C389 338 368 319 321 288C323 345 329 372 349 422C339 442 322 461 305 470C289 461 271 442 262 422C281 372 287 345 290 288C243 319 222 338 189 380C167 381 142 376 125 366C125 347 133 322 145 304C198 296 225 288 275 262C225 236 198 227 145 220C133 201 125 177 126 158C141 148 167 143 189 144C222 186 243 205 290 236C288 179 282 152 262 102C272 82 289 63 306 54C322 63 340 82 350 102C330 152 324 179 321 236C368 205 390 186 422 144C444 143 470 148 486 158Z"/></g></svg> Algorithm for Real-Time Path Planning

<div>Detailed architecture of the cell cache.</div>

International Journal of Reconfigurable Computing

fig6

Figure 6

Figure 6: FPGA Implementation of A<svg xmlns:xlink="http://www.w3.org/1999/xlink" xmlns="http://www.w3.org/2000/svg" style="vertical-align:-0.06570053pt" id="M1" height="13.4011pt" version="1.1" viewBox="-0.0657574 -13.3354 8.15587 13.4011" width="8.15587pt"><g transform="matrix(.012,0,0,-0.012,0,-7.578)"><path id="g50-43" d="M486 158C486 177 478 202 466 220C413 228 386 236 336 262C386 288 413 297 466 304C478 323 486 347 485 366C470 376 444 381 422 380C389 338 368 319 321 288C323 345 329 372 349 422C339 442 322 461 305 470C289 461 271 442 262 422C281 372 287 345 290 288C243 319 222 338 189 380C167 381 142 376 125 366C125 347 133 322 145 304C198 296 225 288 275 262C225 236 198 227 145 220C133 201 125 177 126 158C141 148 167 143 189 144C222 186 243 205 290 236C288 179 282 152 262 102C272 82 289 63 306 54C322 63 340 82 350 102C330 152 324 179 321 236C368 205 390 186 422 144C444 143 470 148 486 158Z"/></g></svg> Algorithm for Real-Time Path Planning 

International Journal of Reconfigurable Computing

FPGA Implementation of A Algorithm for Real-Time Path Planning

Figure 6