Open-Source Ethernet MAC IP Cores for FPGAs: Overview and Evaluation

Figure 4

Sequence for TX latency measurement.